FDL'01 CFP

Subject: FDL'01 CFP
From: Eugenio Villar (villar@teisa.unican.es)
Date: Thu Dec 14 2000 - 05:08:42 PST

• Next message: Paul J. Menchini: "IEEE-SA ieee-sanews, 9 January 2001 (fwd)"
• Previous message: Paul J. Menchini: "P1364 and P1577 Approved"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

We apologize if you receive multiple copies:

************************************************************
       ****** *** * * ***** *
       * * * * * * * *
       ** * * * * * *
       * * * * * * *
       * *** ***** ***** *
************************************************************
           FORUM on DESIGN LANGUAGES
       September 3-7, 2001 - Lyon, France
************************************************************
A SIG-VHDL event sponsored by ECSI,
co-sponsored by IFIP 10.5*, ACM-SIGDA**, ITG**, GMM**
(*: with no financial participation, **: pending)

************************************************************
           CALL FOR CONTRIBUTIONS
************************************************************
www.ecsi.org/ecsi/fdl/fdl01

• application/octet-stream attachment: FDL01_CFP.pdf

****************************************************************
 Eugenio Villar
 Microelectronics Engineering Group Tel. +34 942 201398
 E.T.S.I.Industriales y Telecom. Fax. +34 942 201873
 University of Cantabria email. villar@teisa.unican.es
 Avda. Los Castros s/n, 39005 Santander, Spain
****************************************************************

• Next message: Paul J. Menchini: "IEEE-SA ieee-sanews, 9 January 2001 (fwd)"
• Previous message: Paul J. Menchini: "P1364 and P1577 Approved"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Thu Dec 14 2000 - 04:28:36 PST